Skip to content
GitLab
Explore
Sign in
Unverified
Commit
21816645
authored
Jan 26, 2024
by
Birte Kristina Friesel
Browse files
ATMega2560: Add stdin and stdout on UART1, UART2, UART3
parent
fc4a1906
Loading
Loading
Loading
Pipeline
#68
failed with stages
in 41 seconds
Changes
15
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment