Skip to content
Unverified Commit 21816645 authored by Birte Kristina Friesel's avatar Birte Kristina Friesel
Browse files

ATMega2560: Add stdin and stdout on UART1, UART2, UART3

parent fc4a1906
Loading
Loading
Loading
Pipeline #68 failed with stages
in 41 seconds
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment